Influence of nitrogen ion implantation on the electrophysical properties of the gate dielectric of power MOSFETs

Authors

  • Vladimir B. Odzaev Belarusian State University, 4 Niezaliežnasci Avenue, Minsk 220030, Belarus
  • Anatoli K. Panfilenka «Integral» – Holding Management Company, 121A Kazinca Street, Minsk 220108, Belarus
  • Aliaksandr N. Pyatlitski «Integral» – Holding Management Company, 121A Kazinca Street, Minsk 220108, Belarus
  • Uladislau S. Prasalovich Belarusian State University, 4 Niezaliežnasci Avenue, Minsk 220030, Belarus
  • Natalya S. Kovalchuk «Integral» – Holding Management Company, 121A Kazinca Street, Minsk 220108, Belarus
  • Yaroslav A. Soloviev «Integral» – Holding Management Company, 121A Kazinca Street, Minsk 220108, Belarus
  • Viktar A. Filipenia «Integral» – Holding Management Company, 121A Kazinca Street, Minsk 220108, Belarus
  • Dmitry V. Shestovski «Integral» – Holding Management Company, 121A Kazinca Street, Minsk 220108, Belarus

Keywords:

gate dielectric, ion implantation, nitrogen ions, power MOS-transistors

Abstract

Power MOS-transistors with vertical structure are investigated. Additionally, in some devices, ion implantation of nitrogen with energies of 20 and 40 keV was carried out in a dose range of 1 ⋅1013–5 ⋅ 1014 cm –2 through a sacrificial oxide 20 nm thick. For one group of wafers, rapid thermal annealing was first carried out, then oxide removal (forward order), for the other group – in the opposite sequence (reverse order). It was found that with the additional doping of nitrogen ions in doses of 1⋅1013–5 ⋅ 1013 cm –2 with energy of 20 keV, an increasing of gate dielectric charge to breakdown for both types of annealing is observed. The maximum effect occurred for the samples at a dose of nitrogen ions of 1⋅1013 cm –2 with the forward heat treatment order. This is due to the interaction of nitrogen atoms with dangling bonds of the Si – SiO2 interface during annealing, as a result of which strong chemical bonds are formed that prevent charge accumulation on the surface of the Si – SiO2 interface. It is assumed that the main contribution to the gate leakage current is made by the tunneling of charge carriers through traps.

Author Biographies

  • Vladimir B. Odzaev, Belarusian State University, 4 Niezaliežnasci Avenue, Minsk 220030, Belarus

    , doctor of science (physics and mathematics), full professor; head of the department of semiconductor
    physics and nanoelectronics, faculty of physics

  • Anatoli K. Panfilenka, «Integral» – Holding Management Company, 121A Kazinca Street, Minsk 220108, Belarus

    chief engineer

  • Aliaksandr N. Pyatlitski, «Integral» – Holding Management Company, 121A Kazinca Street, Minsk 220108, Belarus

    PhD (physics and mathematics); director of the state center «Belmicroanalysis», branch STC «Belmicrosystems»

  • Uladislau S. Prasalovich, Belarusian State University, 4 Niezaliežnasci Avenue, Minsk 220030, Belarus

    PhD (physics and mathematics), docent; head of the laboratory of semiconductor spectroscopy, department of semiconductor physics and nanoelectronics, faculty of physics.

  • Natalya S. Kovalchuk, «Integral» – Holding Management Company, 121A Kazinca Street, Minsk 220108, Belarus

    PhD (engineering), docent; deputy chief engineer

  • Yaroslav A. Soloviev, «Integral» – Holding Management Company, 121A Kazinca Street, Minsk 220108, Belarus

    PhD (engineering), docent; deputy director of the branch «Transistor»

  • Viktar A. Filipenia, «Integral» – Holding Management Company, 121A Kazinca Street, Minsk 220108, Belarus

    leading engineer at the state center «Belmicroanalysis», branch STC «Belmicrosystems»

  • Dmitry V. Shestovski, «Integral» – Holding Management Company, 121A Kazinca Street, Minsk 220108, Belarus

    engineer-technologist at the department of advanced technological processes

References

  1. Krasnikov GYa. Konstruktivno-tekhnologicheskie osobennosti submikronnykh MOP-tranzistorov [Design and technological features of submicron MOS-transistors]. 2nd edition, revised. Moscow: Tekhnosfera; 2011. 800 p. Russian.
  2. Odzaev VB, Pyatlitski AN, Prasalovich VS, Turtsevich AS, Shvedau SV, Filipenia VA, et al. Influence of technological impurities on electrical parameters of MOS-transistor. Proceedings of the National Academy of Sciences of Belarus. Physical-technical series. 2014;4:14–17. Russian.
  3. Baliga BJ. Advanced power MOSFET concepts. New York: Springer Science + Business Media; 2010. 578 p. DOI: 10.1007/978- 1-4419-5917-1.
  4. Adam LS, Bowen C, Law ME. On implant-based multiple gate oxide schemes for system-on-chip integration. IEEE Transactions on Electron Devices. 2003;50(3):589–600. DOI: 10.1109/TED.2003.810473.
  5. Dumin DJ, editor. Oxide reliability: a summary of silicon oxide wearout, breakdown, and reliability. Singapore: World Scientific; 2002. 280 p. (Selected topics in electronics and systems; volume 23). DOI: 10.1142/4880.
  6. Chiu F-C. A review on conduction mechanisms in dielectric films. Advances in Materials Science and Engineering. 2014;2014: 578168. DOI: 10.1155/2014/578168.
  7. Sze SM, Lee MK. Semiconductor devices: physics and technology. 3rd edition. [S. l.]: John Wiley & Sons; 2012. 592 p.
  8. Robertson J. High dielectric constant gate oxides for metal oxide Si transistors. Reports on Progress in Physics. 2005;69(2): 327–396. DOI: 10.1088/0034-4885/69/2/R02.
  9. Khanin SD. Hopping electronic conduction in metal oxide films and their insulating properties. In: Proceedings of the 4th International conference on conduction and breakdown in solid dielectrics; 1992 June 22–25; Sestri Levante, Italy. [S. l.]: Institute of Electrical and Electronics Engineers; 1992. p. 57–61. DOI: 10.1109/ICSD.1992.224960.
  10. Nam I-H, Hong S-I, Sim J-S, Park B-G, Lee JD. 열처리 효과가 질소이온주입후에 성장시킨 산화막의 QBD 특성에 미치는 영향 [Annealing effects on QBD of ultra-thin gate oxide grown on nitrogen implanted silicon]. Journal of the Institute of Electronics Engineers of Korea SD. 2000;37(3):6–13. Korean.
  11. Nam I-H, Sim JS, Hong SI, Park B-G, Lee JD, Lee S-W, et al. Ultrathin gate oxide grown on nitrogen-implanted silicon for deep submicron CMOS transistors. IEEE Transactions on Electron Devices. 2001;48(10):2310–2316. DOI: 10.1109/16.954470.
  12. Takasaki K, Irino K, Aoyama T, Momiyama Y, Nakanishi T, Tamura Y, et al. Impact of nitrogen profile in gate nitrided-oxide on deep-submicron CMOS performance and reliability. Fujitsu Scientific and Technical Journal. 2003;39(1):40–51.
  13. Chelyadinskii AR, Yavid VYu, Węgierek P. Accumulation of radiation defects in silicon implanted with nitrogen ions. In: Vzaimodeistvie izluchenii s tverdym telom. Materialy 5-i Mezhdunarodnoi nauchnoi konferentsii; 6–9 oktyabrya 2003 g.; Minsk, Belarus’ [Interaction of radiation with solids. Proceedings of the 5th International scientific conference; 2003 October 6–9; Minsk, Belarus]. Minsk: Belarusian State University; 2003. p. 206–208. Russian.
  14. Berchenko NN, Medvedev YuV. Chemistry of compound semiconductor – native dielectric interface. Uspekhi khimii. 1994; 63(8):655–672. Russian.
  15. Ryan JT, Lenahan PM, Grasser T, Enichlmair H. Recovery-free electron spin resonance observations of NBTI degradation. In: 2010 IEEE International reliability physics symposium; 2010 May 2–6; Anaheim, CA, USA. [S. l.]: Institute of Electrical and Electronics Engineers; 2010. p. 43–49. DOI: 10.1109/IRPS.2010.5488854.
  16. DiMaria DJ, Stasiak JW. Trap creation in silicon dioxide produced by hot electrons. Journal of Applied Physics. 1989;65(6): 2342–2356. DOI: 10.1063/1.342824.
  17. Gritsenko VA, Zhuravlev KS, Nadolinnyi VA. [Quantization of the electronic spectrum and localization of electrons and holes in silicon quantum dots]. Fizika tverdogo tela. 2011;53(4):803–806. Russian.
  18. Li FM, Nathan A. CCD image sensors in deep-ultraviolet: degradation behavior and damage mechanisms. Berlin: SpringerVerlag; 2005. 231 p. DOI: 10.1007/b139047.
  19. Gritsenko VA. [The structure of the silicon/oxide and nitride/oxide interface]. Uspekhi fizicheskikh nauk. 2009;179(9):921–930. Russian. DOI: 10.3367/UFNr.0179.200909a.0921.
  20. Guarin FJ, Rauch SE, La Rosa G, Brelsford K. Improvement in hot carrier lifetime as a function of N2 ion implantation before gate oxide growth in deep submicron NMOS devices. IEEE Electron Device Letters. 1999;20(12):602–604. DOI: 10.1109/55.806098.
  21. Liu CT, Lloyd EJ, Ma Y, Du M, Opila RL, Hillenius SF. High performance 0.2 mm CMOS with 25 A gate oxide grown on nitrogen implanted Si substrates. In: International electron devices meeting. Technical digest; 1996 December 8–11; San Francisco, CA, USA. [S. l.]: Institute of Electrical and Electronics Engineers; 1996. p. 499–502. DOI: 10.1109/IEDM.1996.553849.
  22. Josquin WJMJ. The application of nitrogen ion implantation in silicon technology. Nuclear Instruments and Methods in Physics Research. 1983;209–210(part 2):581–587. DOI: 10.1016/0167-5087(83)90855-4.

Downloads

Published

2020-10-07

Issue

Section

Semiconductor Physics and Engineering

How to Cite

(1)
Odzaev, V. B.; Panfilenka, A. K.; Pyatlitski, A. N.; Prasalovich, U. S.; Kovalchuk, N. S.; Soloviev, Y. A.; Filipenia, V. A.; Shestovski, D. V. Influence of Nitrogen Ion Implantation on the Electrophysical Properties of the Gate Dielectric of Power MOSFETs. Журнал Белорусского государственного университета. Физика 2020, No. 3, 55-64. https://doi.org/10.33581/2520-2243-2020-3-55-64.